

Relaxed Consistency Deterministic Computer


#### "deterministic deeds, done dirt cheap"

Joseph Devietti, Jacob Nelson, Tom Bergan Luis Ceze, Dan Grossman






# determinism improves the software development cycle



# determinism improves the software development cycle



# History of Deterministic Execution

Deterministic Execution for **Arbitrary** Programs

DMP [ASPLOS '09] CoreDet [ASPLOS '10] dOS [OSDI '10] Determinator [OSDI '10] Calvin [HPCA '11] **RC/DC** [ASPLOS '11]

Deterministic Execution for **Restricted** Programs

Kendo [ASPLOS '09] Grace [OOPSLA '09]

# History of Deterministic Execution

DMP [ASPLOS '09]

seq. consistency



total store order

CoreDet [ASPLOS '10]



**RC/DC** [ASPLOS '11]

DRF0 [ISCA '90]



"Piled Higher and Deeper" by Jorge Cham <u>www.phdcomics.com</u> Jorge Cham © 2008

# Condititiens

#### DMP-HB

a new deterministic consistency model based on DRF0 with improved performance C/C++ compiler based on LLVM, runs on commodity multicore

### RC/DC


a low-complexity hw/sw deterministic execution system

hw: store buffers and instruction counting

sw: everything else

hardware simulation using Pin

# starting simple: serialization




deterministic quantum size + deterministic scheduling

determinism

time  $\rightarrow$ 

# recovering parallelism with DMP-TSO



parallel mode: buffer all
stores (no communication)
commit mode:


deterministically publish

buffers

serial mode: for atomic ops

time  $\rightarrow$ 

# Why is DMP-TSO slow?




Kendo [ASPLOS '09] serialization

imbalance



# Why is DMP-TSO slow?



Kendo [ASPLOS '09] serialization

DMP-HB


parallel-mode synchronization complements relaxed consistency

time  $\rightarrow$ 


# synchronization in parallel mode with Kendo

[Olszewski et al., ASPLOS '09]

thread with globally min insn count can do atomic op



# Why is DMP-TSO slow?




Kendo [ASPLOS '09] serialization

imbalance



# Why is DMP-TSO slow?



Kendo [ASPLOS '09] serialization

> imbalance DMP-HB



# DRF0: happens-before consistency


[Adve and Hill, ISCA '90]

- happens-before edges defined by synchronization operations
- remote updates visible via cross-thread happens-before edges
- SC for DRF programs
- upholds C++/Java memory models
- programmer-visible model doesn't change

sync in parallel mode (Kendo) relaxed consistency (DRF0) deterministic scheduling (DMP)

DMP-HB

## DMP-HB : happens-before determinism



time  $\rightarrow$ 

# Outline

#### DMP-HB

a new deterministic consistency model with improved performance C/C++ compiler based on LLVM, runs on commodity multicore

#### RC+DC


a low-complexity hw/sw deterministic execution system

hw: store buffers and instruction counting

sw: everything else

hardware simulation using Pin

# **RC/DC** Architecture



19

# Outline

#### DMP-HB

a new deterministic consistency model with improved performance C/C++ compiler based on LLVM, runs on commodity multicore

RC+DC

a low-complexity hw/sw deterministic execution system

hw: store buffers and instruction counting

sw: everything else

hardware simulation using Pin


# **Experimental Setup**

Pin-based simulator 1 IPC, except for memory ops PARSEC v2.1 with simsmall inputs


structure	size	access latency
private L1	8-way, 32KB	1 cycle
private L2	8-way, 256KB	10 cycles
shared L3	16-way, 8MB	35 cycles
memory	-	120 cycles

extended CoreDet C/C++ compiler [ASPLOS '10] 8-core Intel Harpertown @ 2.8GHz, 10GB RAM PARSEC v2.1 with simlarge inputs

# Simulation: **RC/DC** Overheads



# Compiler: DMP-HB vs. DMP-TSO



# Conclusions

- DMP-HB: a new deterministic consistency model
- **RC/DC** : a new deterministic multiprocessor design
  - no speculation
  - lightweight hardware support
- Relaxed consistency is a natural optimization for determinism

source code and data available at

http://sampa.cs.washington.edu

# Thanks!

# Questions?

source code and data available at <a href="http://sampa.cs.washington.edu">http://sampa.cs.washington.edu</a>

# DRFO hardware requirements [ISCA '90]

- 1. Intra-processor dependencies are preserved.
- 2. All writes to the *same* location can be totally ordered based on their commit times, and this is the order in which they are observed by all processors.
- 3. All synchronization operations to the *same* location can be totally ordered based on their commit times, and this is also the order in which they are globally performed. Further, if S1 and S2 are synchronization operations and S1 is committed and globally performed before S2, then all components of S1 are committed and globally performed before any in S2.
- 4. A new access is not generated by a processor until all its previous synchronization operations (in program order) are committed.
- 5. Once a synchronization operation S by processor *Pi* is committed, no other synchronization operations on the *same* location by another processor can commit until after all reads of *Pi* before S (in program order) are committed and all writes of *Pi* before S are globally performed.