

Verification Challenges of Pervasive Information Flow

Benjamin C. Pierce
University of Pennsylvania

Programming Languages Meets Program Verification
PLPV, January 2012

s: Has Virus Invaded Potent U.S. Hacked
... makes it Official: PlayStation Network

By Keir Thomas, PCWorld Apr 23, 2011 7:35 AM

When Sony's PlayStation Network
group, who've

Order Reprints
10, 2011 9:29 AM
lements of the U
ore than two wee



Non-
NEWS FLASH

Computer systems
are insecure!

mous
network
all

HTC admits to 'serious' security
on smartphones

Stuxnet outbreak

A worm in the centrifuge

An unusually sophisticated cyber-weapon is mysterious but important

Sep 30th 2010 | from the print edition

Debate deepens for hacker

Report indicates widespread compromise
questions industry's response to breaches

By Robert Lemos | InfoWorld

Print

Follow @infoworld

Major contributing factor:

Legacy design decisions,
now deeply embedded in HW/SW
ecosystem



What's changed?

1. Huge increases in hardware resources
 - Reconsider traditional sources of complexity
 - Spend hardware to increase security
2. Huge advances in formal methods
 - Machine-checked correctness proofs for significant programs becoming practical

Clean-slate design of Resilient, Adaptive, Secure Hosts

CRASSH

SAFE



BAE SYSTEMS



Shown: Sumit Ray, Howard Reubenstein, Andrew Sutherland, Tom Knight, Olin Shivers, Benjamin Pierce, Ben Karel, Benoit Montagu, Jonathan Smith, Catalin Hritcu, Randy Pollack, André DeHon, Gregory Malecha, Basil Krikeles, Greg Sullivan, Greg Frazier, Tim Anderson, Bryan Loyall

Not shown: Greg Morrisett, Peter Trei, David Wittenberg, Amanda Strnad, Justin Slepak, David Darais, Robin Morisset, Chris White, Anna Gommerstadt, Marty Fahey, Tom Hawkins, Karl Fischer, Hillary Holloway, Andrew Kaluzniacki, Michael Greenberg, Andrew Tolmach

Many challenges!

Outline

1. Overview of CRASH/SAFE
2. Verification challenges

Questions welcome!

(any time)


Vision

- Clean-slate redesign of the HW / OS / PL stack
- Support at all levels for
 - Memory safety
 - Strong dynamic typing
 - Information flow and access control
- Co-design for verifiability

Low-level view

Fat pointers

Every pointer includes base and bounds:




(Logarithmic encoding scheme
→ compact representation)
[Brown et al, 2000]

Strong typing

Every data value is annotated with its atomic group

```
int64  
double  
pointer  
instruction  
...
```


Rich tagging



Tag interpretation


- “This pointer can only be followed by the scheduler”
- “This instruction can only be executed by the memory allocator”
- “This integer can only be read by user-defined principal P”
- “The document at the other end of this pointer has been endorsed by principal P”
- “This string came directly off the network and has not been sanitized yet”
- etc.


Processor




SAFE Processor

Tag Management Unit





(Eliding PC tag...)



Instruction

anybody	Add
---------	-----

Operands

"only P"	5
----------	---

anybody	7
---------	---

Authority

P

TMU

(Tag Management Unit)

Rule Cache


OK

???


Result


"only P"	12
----------	----

trap to software handler



TRAP!





High-level view

Breeze

A high-level, security-oriented programming language

Summary:

- ML-like (CBV, mostly functional)
- Channel-based communication
 - *à la* CML / Pict
- Dynamically typed
 - maybe statically, later
 - for now: rich contract system
- Information flow and access control


Principals

- Breeze execution state include a set of principals
- New principals can be created dynamically


Authority

- Creating a principal also creates an authority, representing the capability to act as that principal
- Abstract machine maintains a current authority
 - and offers primitives for raising authority (adding known capability to current authority) and dropping authority
- Attempting an operation not permitted by the current authority aborts the running thread

Labels



- Every value comes with a label describing its security policy
- Labels form a lattice



Information Flow

Labels are propagated during evaluation

$40@P + 2@Q \Downarrow 42@(P\&Q)$

PC label tracks implicit flows

`if secret-belonging-to-P
then 5@⊥ else 6@⊥` \Downarrow $5@P$

User-level code

Major
verification
target

ConcreteWare

System Services
(device drivers, persistent
storage, networking, ...)

Applications

Inter-process communication

TMU handler

Memory manager / GC

Scheduler

Hardware


TMU
rule cache

SAFE
Processor

Verifying the HW / SW Stack

System structure

A stack of abstract machines...



Relating Abstract Machines

An abstract machine

machine configurations

M

external event traces

T

step relation

$M \xrightarrow{T} M'$

Nondeterminism

Specification doesn't want to nail down some aspects of machine's behavior

- “By how many cycles does the countdown timer decrease when each instruction is executed...?”

Loose specification permits any outcome

- “An instruction can take *any* number of cycles”

However...



Nondeterminism makes reasoning hard!

Oracles

$\text{config} = \text{oracle} + \text{state}$

A nice trick:

$$M = MO \times MS$$

Oracle captures nondeterminism

- “Each instruction takes some particular number of cycles in a given run, but the step function doesn’t know how many; it consults the given oracle to find out.”

Step relation now becomes a function

$$(MO, MS) \xrightarrow{T} (MO', MS')$$

Relating machines


Given a concrete machine C and an abstract machine A, suppose we want to argue that “C is a correct implementation of A.”

First try...

A is implemented by C if

there is some correspondence relation

(written \sim) between abstract and concrete machine configurations such that



Wait... any relation \sim ?

Need to require that \sim be “total”...

Second try...


A is implemented by C if

there is some correspondence relation

\sim such that

1. $\forall A \exists C$ with $A \sim C$

2. this diagram commutes:



Wait... is this the right order of quantifiers for the oracles?


No: The abstract oracle's choices should depend on the concrete one's!

A is implemented by C if

there is some correspondence relation \sim
such that

1. $\forall AS \exists CS$ such that
 $\forall CO \exists AO$ with
 $(AO, AS) \sim (CO, CS)$

2. this diagram commutes:



Final version!

But we can
streamline it a
little...


A is implemented by C if

there is some relation \sim between abstract and concrete states

and a total function $O : (CO, CS) \rightarrow AO$ such that

1. $\forall AS \exists CS$ such that $AS \sim CS$

2. this diagram commutes:



(What's this called?)

Final version!

Example

(Suppose we were specifying the TM running directly on the bare ISA...)

BREEZE source-level operational semantics

... *(more layers for compiler passes)*

CW TM plus inter-process communication

TM MM plus tag management

MM SCHED plus memory management

SCHED ISA plus scheduler

ISA bare hardware (in Coq)

ISA-BS bare hardware (in BlueSpec)



ISA Spec

machine state:

- memory, registers
- countdown timer (cycle counter)
- hardware TMU rule cache

oracle:

- how much does timer change on each instruction

step function:

if timer = 0, then save PC and fault to interrupt handler entry point,
else if hardware TMU cache has a rule allowing next instruction
 then ask oracle how much to decrement timer
 and execute instruction
else fault to TMU handler entry point

Tag Manager Spec

machine state:

- memory, registers, countdown timer as before
- no hardware TMU rule cache
- security state: set of principals, with associated lattice of labels, ...

oracle:

- same as ISA

step function:

if timer = 0 then fault to interrupt handler,

else if next instruction is “call allocate-principal function”, then

- allocate a principle (in one step)
- and put its name in result register

else ... (similarly for other TM entry points) ...

else if security state says next instruction is legal

then execute it, using security state to determine tags on results

else halt machine

Metatheorems

Challenge!

Beyond non-interference?

Vanilla non-interference is not enough...

- concurrent threads weaken it
- declassification breaks it

(...though better than nothing!)

Possible approaches

Methodological:

- Minimize number of audit points requiring ad hoc inspection:
 - e.g., declassification, process creation
- Make user-level code as deterministic as possible

Structural:

- Could user code be completely determinized??
 - cf. Determinator [Ford et al.]

Challenge!

Poison Pills

How to prevent one component from “poisoning” another by sending it an inappropriately secret value...

One approach: Public labels

Fundamental issue:

- In standard formulations of dynamic information flow, the security label on a piece of data can itself carry secret information

Idea:

- Rearrange primitives so that security labels can always be public
- Now, “victim” of a poison pill can look at the label and decide whether it is willing to raise its security level enough to look at the contents

Challenge!

Application-level policies

How do we (formally) connect
our language-level security
primitives to user-level security
policies?

One approach: Policy weaving

Idea [Harris, Farley, Jha, Reps 2011]

- Specify policy separate from application code
- Automatically “weave” them together

Side benefit:

- Might work at ConcreteWare level, reducing the urgency of verifying the compiler!

Challenge!

What is the
attack model?

Clear part...

Attacker does not have physical access to the machine (either directly or via the supply chain)

Attacker does get to run their code on the machine, and it can interact with ours

- e.g., plug-ins

Clear implication

We need to be careful about where secrets can flow on the machine, not just at its external interface (the network)

- If we allow attacker code to see secrets, it can easily exfiltrate them using covert channels
 - No practical way to prevent this!
- → Need access control, not just information-flow tracking

Not so clear part...

Real attacks often involve sending bad inputs that confuse some trusted component and cause it to behave badly

- e.g., buffer overflow attacks

We hope we've prevented many of the common cases, but there is no way to be certain.

→ least-privilege design

Challenge!

What is “least privilege,”
formally?

Possible definitions:

1. Given a fixed set of software components, how do we assign them privileges in a minimal fashion?
2. Given two alternative designs satisfying the same specification, which one is “more least privilege”?

Feasible



What we want



Finishing up...

Status

- Breeze v0 design, interpreter, toy apps
- Machine-checked proofs of a few metatheorems for core calculi
- Non-pipelined implementation of most instructions running on FPGA
- Toy versions of key services (allocator, scheduler, tag manager)
- Formal ISA spec under construction now

Some of the vast amount of

Related work

Verified operating systems

- Gypsy [1989]
- VeriSoft [2008]
- seL4 [2009]
- Verve [2010]

Verified compilers and runtime systems

- Flint [2008]
- CompCert [2006,2009] and friends

Language-based operating systems

- Cedar/Mesa, Smalltalk, lisp machine, ...
- SPIN
- House/HASP
- Singularity
- Java OSs
- ...

Thank you!

Join us!

We have a lot of exciting projects
for PhD students and postdocs...